Relationship between Jitter variance, Lock time and Phase noise of a second-order PLL.

Yuri Vershinin; Dipayan  Mazumdar; Govind Kadambi

doi:10.4172/2325-9833.1000172

Relationship between Jitter variance, Lock time and Phase noise of a second-order PLL.

Yuri Vershinin, Dipayan Mazumdar, Govind Kadambi

School of Mechanical, Aerospace and Automotive Engineering

Research output: Contribution to journal › Article › peer-review

254 Downloads (Pure)

Abstract

This paper covers analytical relationships between phase noise, lock time and jitter variance. An expression is derived for Lock time in terms phase margin. Analytical expressions have been derived in this paper for the variation of Lock time with respect to Phase Margin and lock time with respect to its damping coefficient.

Original language	English
Article number	1000172
Number of pages	10
Journal	Journal of Electrical Engineering and Electronic Technology
Volume	8
Issue number	1
DOIs	https://doi.org/10.4172/2325-9833.1000172
Publication status	Published - 31 Jan 2019

Keywords

Phase Locked Loop
Phase Margin
Phase noise
Lock time
Jitter variance
Damping Coefficient
VCO sensitivity

Access to Document

10.4172/2325-9833.1000172

Post-PrintAccepted author manuscript, 870 KBLicence: Unspecified

https://www.scitechnol.com/peer-review/relationship-between-jitter-variance-lock-time-and-phase-noise-of-a-secondorder-pll-BFtZ.php?article_id=9134

Fingerprint Dive into the research topics of 'Relationship between Jitter variance, Lock time and Phase noise of a second-order PLL.'. Together they form a unique fingerprint.

Yuri Vershinin
- School of Mechanical, Aerospace and Automotive Engineering - Assistant Professor (Academic)
Person: Teaching and Research

Cite this

@article{b1c2adffd28d40a4953415cbb2b68f03,

title = "Relationship between Jitter variance, Lock time and Phase noise of a second-order PLL.",

abstract = "This paper covers analytical relationships between phase noise, lock time and jitter variance. An expression is derived for Lock time in terms phase margin. Analytical expressions have been derived in this paper for the variation of Lock time with respect to Phase Margin and lock time with respect to its damping coefficient. ",

keywords = "Phase Locked Loop, Phase Margin, Phase noise, Lock time, Jitter variance, Damping Coefficient, VCO sensitivity",

author = "Yuri Vershinin and Dipayan Mazumdar and Govind Kadambi",

year = "2019",

month = jan,

day = "31",

doi = "10.4172/2325-9833.1000172",

language = "English",

volume = "8",

journal = "Journal of Electrical Engineering and Electronic Technology",

issn = "2325-9833",

publisher = "OMICS International",

number = "1",

}

TY - JOUR

T1 - Relationship between Jitter variance, Lock time and Phase noise of a second-order PLL.

AU - Vershinin, Yuri

AU - Mazumdar, Dipayan

AU - Kadambi, Govind

PY - 2019/1/31

Y1 - 2019/1/31

N2 - This paper covers analytical relationships between phase noise, lock time and jitter variance. An expression is derived for Lock time in terms phase margin. Analytical expressions have been derived in this paper for the variation of Lock time with respect to Phase Margin and lock time with respect to its damping coefficient.

AB - This paper covers analytical relationships between phase noise, lock time and jitter variance. An expression is derived for Lock time in terms phase margin. Analytical expressions have been derived in this paper for the variation of Lock time with respect to Phase Margin and lock time with respect to its damping coefficient.

KW - Phase Locked Loop

KW - Phase Margin

KW - Phase noise

KW - Lock time

KW - Jitter variance

KW - Damping Coefficient

KW - VCO sensitivity

U2 - 10.4172/2325-9833.1000172

DO - 10.4172/2325-9833.1000172

M3 - Article

VL - 8

JO - Journal of Electrical Engineering and Electronic Technology

JF - Journal of Electrical Engineering and Electronic Technology

SN - 2325-9833

IS - 1

M1 - 1000172

ER -