Reconfigurable neurons-making the most of configurable logic blocks (CLBs)

Arfan Ghani; Chan H. See; Hassan Migdadi; Rameez Asif; Raed A A Abd-Alhameed; James M. Noras

doi:10.1109/ITechA.2015.7317451

Reconfigurable neurons-making the most of configurable logic blocks (CLBs)

Arfan Ghani, Chan H. See, Hassan Migdadi, Rameez Asif, Raed A A Abd-Alhameed, James M. Noras

Research output: Chapter in Book/Report/Conference proceeding › Conference proceeding › peer-review

1 Citation (Scopus)

Abstract

An area-efficient hardware architecture is used to map fully parallel cortical columns on Field Programmable Gate Arrays (FPGA) is presented in this paper. To demonstrate the concept of this work, the proposed architecture is shown at the system level and benchmarked with image and speech recognition applications. Due to the spatio-temporal nature of spiking neurons, this has allowed such architectures to map on FPGAs in which communication can be performed through the use of spikes and signal can be represented in binary form. The process and viability of designing and implementing the multiple recurrent neural reservoirs with a novel multiplier-less reconfigurable architectures is described.

Original language	English
Title of host publication	2015 Internet Technologies and Applications, ITA 2015 - Proceedings of the 6th International Conference
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	475-478
Number of pages	4
ISBN (Electronic)	9781479980369
DOIs	https://doi.org/10.1109/ITechA.2015.7317451
Publication status	Published - 2 Nov 2015
Event	6th International Conference on Internet Technologies and Applications, ITA 2015 - Wrexham, United Kingdom Duration: 8 Sept 2015 → 11 Sept 2015

Conference

Conference	6th International Conference on Internet Technologies and Applications, ITA 2015
Country/Territory	United Kingdom
City	Wrexham
Period	8/09/15 → 11/09/15

Keywords

FPGAs
neural signal processing
reconfigurable computing
recurrent neural networks
reservior computing

ASJC Scopus subject areas

Computer Science Applications
Computer Networks and Communications

Access to Document

10.1109/ITechA.2015.7317451

Cite this

Ghani, A., See, C. H., Migdadi, H., Asif, R., Abd-Alhameed, R. A. A., & Noras, J. M. (2015). Reconfigurable neurons-making the most of configurable logic blocks (CLBs). In 2015 Internet Technologies and Applications, ITA 2015 - Proceedings of the 6th International Conference (pp. 475-478). Article 7317451 Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ITechA.2015.7317451

Reconfigurable neurons-making the most of configurable logic blocks (CLBs). / Ghani, Arfan; See, Chan H.; Migdadi, Hassan et al.
2015 Internet Technologies and Applications, ITA 2015 - Proceedings of the 6th International Conference. Institute of Electrical and Electronics Engineers Inc., 2015. p. 475-478 7317451.

Research output: Chapter in Book/Report/Conference proceeding › Conference proceeding › peer-review

Ghani, A, See, CH, Migdadi, H, Asif, R, Abd-Alhameed, RAA & Noras, JM 2015, Reconfigurable neurons-making the most of configurable logic blocks (CLBs). in 2015 Internet Technologies and Applications, ITA 2015 - Proceedings of the 6th International Conference., 7317451, Institute of Electrical and Electronics Engineers Inc., pp. 475-478, 6th International Conference on Internet Technologies and Applications, ITA 2015, Wrexham, United Kingdom, 8/09/15. https://doi.org/10.1109/ITechA.2015.7317451

@inproceedings{59b47344f92b4b158fd547a881a1d323,

title = "Reconfigurable neurons-making the most of configurable logic blocks (CLBs)",

abstract = "An area-efficient hardware architecture is used to map fully parallel cortical columns on Field Programmable Gate Arrays (FPGA) is presented in this paper. To demonstrate the concept of this work, the proposed architecture is shown at the system level and benchmarked with image and speech recognition applications. Due to the spatio-temporal nature of spiking neurons, this has allowed such architectures to map on FPGAs in which communication can be performed through the use of spikes and signal can be represented in binary form. The process and viability of designing and implementing the multiple recurrent neural reservoirs with a novel multiplier-less reconfigurable architectures is described.",

keywords = "FPGAs, neural signal processing, reconfigurable computing, recurrent neural networks, reservior computing",

author = "Arfan Ghani and See, {Chan H.} and Hassan Migdadi and Rameez Asif and Abd-Alhameed, {Raed A A} and Noras, {James M.}",

year = "2015",

month = nov,

day = "2",

doi = "10.1109/ITechA.2015.7317451",

language = "English",

pages = "475--478",

booktitle = "2015 Internet Technologies and Applications, ITA 2015 - Proceedings of the 6th International Conference",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

address = "United States",

note = "6th International Conference on Internet Technologies and Applications, ITA 2015 ; Conference date: 08-09-2015 Through 11-09-2015",

}

TY - GEN

T1 - Reconfigurable neurons-making the most of configurable logic blocks (CLBs)

AU - Ghani, Arfan

AU - See, Chan H.

AU - Migdadi, Hassan

AU - Asif, Rameez

AU - Abd-Alhameed, Raed A A

AU - Noras, James M.

PY - 2015/11/2

Y1 - 2015/11/2

N2 - An area-efficient hardware architecture is used to map fully parallel cortical columns on Field Programmable Gate Arrays (FPGA) is presented in this paper. To demonstrate the concept of this work, the proposed architecture is shown at the system level and benchmarked with image and speech recognition applications. Due to the spatio-temporal nature of spiking neurons, this has allowed such architectures to map on FPGAs in which communication can be performed through the use of spikes and signal can be represented in binary form. The process and viability of designing and implementing the multiple recurrent neural reservoirs with a novel multiplier-less reconfigurable architectures is described.

AB - An area-efficient hardware architecture is used to map fully parallel cortical columns on Field Programmable Gate Arrays (FPGA) is presented in this paper. To demonstrate the concept of this work, the proposed architecture is shown at the system level and benchmarked with image and speech recognition applications. Due to the spatio-temporal nature of spiking neurons, this has allowed such architectures to map on FPGAs in which communication can be performed through the use of spikes and signal can be represented in binary form. The process and viability of designing and implementing the multiple recurrent neural reservoirs with a novel multiplier-less reconfigurable architectures is described.

KW - FPGAs

KW - neural signal processing

KW - reconfigurable computing

KW - recurrent neural networks

KW - reservior computing

U2 - 10.1109/ITechA.2015.7317451

DO - 10.1109/ITechA.2015.7317451

M3 - Conference proceeding

AN - SCOPUS:84959498429

SP - 475

EP - 478

BT - 2015 Internet Technologies and Applications, ITA 2015 - Proceedings of the 6th International Conference

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 6th International Conference on Internet Technologies and Applications, ITA 2015

Y2 - 8 September 2015 through 11 September 2015

ER -

Reconfigurable neurons-making the most of configurable logic blocks (CLBs)

Abstract

Conference

Keywords

ASJC Scopus subject areas

Access to Document

Fingerprint

Cite this