Programmable hardware architectures for sensor validation

M.P. Henry; N. Archer; M.R.A. Atia; J. Bowles; D.W. Clarke; P.M.A. Fraher; I. Page; G. Randall; J.C.-Y. Yang

doi:10.1016/0967-0661(96)00144-X

Programmable hardware architectures for sensor validation

M.P. Henry, N. Archer, M.R.A. Atia, J. Bowles, D.W. Clarke, P.M.A. Fraher, I. Page, G. Randall, J.C.-Y. Yang

University of Oxford

Research output: Contribution to journal › Article › peer-review

15 Citations (Scopus)

Abstract

A previous paper (Henry, 1995a) introduced the technique of hardware compilation as the basis for developing highly flexible programmable hardware platforms for control applications such as sensor validation. This paper describes two PC-hosted architectures for sensor validation research. The first holds up to two FPGAs and supports a daughter board with application-specific circuitry. The second is based on the transputer TRAM standard, and consists of programmable hardware modules providing interfacing and low-level signal processing between the transputer and arbitrary I/O components. Three applications are described, based upon a thermocouple, a dissolved oxygen probe and a Coriolis mass flow meter.

Original language	English
Pages (from-to)	1339-1354
Number of pages	16
Journal	Control Engineering Practice
Volume	4
Issue number	10
DOIs	https://doi.org/10.1016/0967-0661(96)00144-X
Publication status	Published - Oct 1996
Externally published	Yes

Keywords

Field-Programmable Gate Arrays (FPGAs)
hardware compilation
Handel
occam
transputers
sensor validation
uncertainty
fault detection and diagnosis
fieldbus
thermocouple
dissolved oxygen sensing
Labview

Access to Document

10.1016/0967-0661(96)00144-X

Cite this

@article{fa769ff25d1748dbbeb199cd1b8d3ec1,

title = "Programmable hardware architectures for sensor validation",

abstract = "A previous paper (Henry, 1995a) introduced the technique of hardware compilation as the basis for developing highly flexible programmable hardware platforms for control applications such as sensor validation. This paper describes two PC-hosted architectures for sensor validation research. The first holds up to two FPGAs and supports a daughter board with application-specific circuitry. The second is based on the transputer TRAM standard, and consists of programmable hardware modules providing interfacing and low-level signal processing between the transputer and arbitrary I/O components. Three applications are described, based upon a thermocouple, a dissolved oxygen probe and a Coriolis mass flow meter.",

keywords = "Field-Programmable Gate Arrays (FPGAs), hardware compilation, Handel, occam, transputers, sensor validation, uncertainty, fault detection and diagnosis, fieldbus, thermocouple, dissolved oxygen sensing, Labview",

author = "M.P. Henry and N. Archer and M.R.A. Atia and J. Bowles and D.W. Clarke and P.M.A. Fraher and I. Page and G. Randall and J.C.-Y. Yang",

year = "1996",

month = oct,

doi = "10.1016/0967-0661(96)00144-X",

language = "English",

volume = "4",

pages = "1339--1354",

journal = "Control Engineering Practice",

issn = "0967-0661",

publisher = "Elsevier",

number = "10",

}

TY - JOUR

T1 - Programmable hardware architectures for sensor validation

AU - Henry, M.P.

AU - Archer, N.

AU - Atia, M.R.A.

AU - Bowles, J.

AU - Clarke, D.W.

AU - Fraher, P.M.A.

AU - Page, I.

AU - Randall, G.

AU - Yang, J.C.-Y.

PY - 1996/10

Y1 - 1996/10

N2 - A previous paper (Henry, 1995a) introduced the technique of hardware compilation as the basis for developing highly flexible programmable hardware platforms for control applications such as sensor validation. This paper describes two PC-hosted architectures for sensor validation research. The first holds up to two FPGAs and supports a daughter board with application-specific circuitry. The second is based on the transputer TRAM standard, and consists of programmable hardware modules providing interfacing and low-level signal processing between the transputer and arbitrary I/O components. Three applications are described, based upon a thermocouple, a dissolved oxygen probe and a Coriolis mass flow meter.

AB - A previous paper (Henry, 1995a) introduced the technique of hardware compilation as the basis for developing highly flexible programmable hardware platforms for control applications such as sensor validation. This paper describes two PC-hosted architectures for sensor validation research. The first holds up to two FPGAs and supports a daughter board with application-specific circuitry. The second is based on the transputer TRAM standard, and consists of programmable hardware modules providing interfacing and low-level signal processing between the transputer and arbitrary I/O components. Three applications are described, based upon a thermocouple, a dissolved oxygen probe and a Coriolis mass flow meter.

KW - Field-Programmable Gate Arrays (FPGAs)

KW - hardware compilation

KW - Handel

KW - occam

KW - transputers

KW - sensor validation

KW - uncertainty

KW - fault detection and diagnosis

KW - fieldbus

KW - thermocouple

KW - dissolved oxygen sensing

KW - Labview

UR - http://www.scopus.com/inward/record.url?eid=2-s2.0-0030257659&partnerID=MN8TOARS

U2 - 10.1016/0967-0661(96)00144-X

DO - 10.1016/0967-0661(96)00144-X

M3 - Article

SN - 0967-0661

VL - 4

SP - 1339

EP - 1354

JO - Control Engineering Practice

JF - Control Engineering Practice

IS - 10

ER -

Programmable hardware architectures for sensor validation

Abstract

Keywords

Access to Document

Other files and links

Fingerprint

Cite this