Programmable Architectures for Histogram of Oriented Gradients Processing

Colm Kelly; Roger Woods; Moslem Amiri; Fahad Siddiqui; Karen Rafferty

doi:10.1007/978-3-319-91734-4_18

Programmable Architectures for Histogram of Oriented Gradients Processing

Colm Kelly, Roger Woods, Moslem Amiri, Fahad Siddiqui, Karen Rafferty

Queen's University Belfast

Research output: Chapter in Book/Report/Conference proceeding › Chapter › peer-review

Abstract

There is an increasing demand for high performance image processing platforms based on field programmable gate array (FPGA). The Histogram of Orientated Gradients (HOG) algorithm is a feature descriptor algorithm used in object detection for many security applications. The chapter examines the implementation of this key algorithm using an FPGA-based soft-core architecture approach. Firstly, the HOG algorithm is described and its performance profiled from a computation and bandwidth perspective. Then the IPPro soft-core processor architecture is introduced and a number of mapping strategies are covered. A HOG implementation is demonstrated on a Zynq platform, resulting in a design operating at 15.36 fps; this compares favorably with the performance and resources of hand-crafted VHDL code.

Original language	English
Title of host publication	Handbook of Signal Processing Systems
Editors	Shuvra S. Bhattacharyya, Ed F. Deprettere, Rainer Leupers, Jarmo Takala
Publisher	Springer International Publishing
Pages	649-682
Number of pages	34
Edition	3
ISBN (Electronic)	978-3-319-91734-4
ISBN (Print)	978-3-319-91733-7
DOIs	https://doi.org/10.1007/978-3-319-91734-4_18
Publication status	Published - 13 Oct 2018

ASJC Scopus subject areas

Engineering(all)
Computer Science(all)

Access to Document

10.1007/978-3-319-91734-4_18

Cite this

Programmable Architectures for Histogram of Oriented Gradients Processing. / Kelly, Colm; Woods, Roger; Amiri, Moslem et al.
Handbook of Signal Processing Systems. ed. / Shuvra S. Bhattacharyya; Ed F. Deprettere; Rainer Leupers; Jarmo Takala. 3. ed. Springer International Publishing, 2018. p. 649-682.

Research output: Chapter in Book/Report/Conference proceeding › Chapter › peer-review

@inbook{90a05ad060fe4c138cb6258ffbf3f222,

title = "Programmable Architectures for Histogram of Oriented Gradients Processing",

abstract = "There is an increasing demand for high performance image processing platforms based on field programmable gate array (FPGA). The Histogram of Orientated Gradients (HOG) algorithm is a feature descriptor algorithm used in object detection for many security applications. The chapter examines the implementation of this key algorithm using an FPGA-based soft-core architecture approach. Firstly, the HOG algorithm is described and its performance profiled from a computation and bandwidth perspective. Then the IPPro soft-core processor architecture is introduced and a number of mapping strategies are covered. A HOG implementation is demonstrated on a Zynq platform, resulting in a design operating at 15.36 fps; this compares favorably with the performance and resources of hand-crafted VHDL code.",

author = "Colm Kelly and Roger Woods and Moslem Amiri and Fahad Siddiqui and Karen Rafferty",

year = "2018",

month = oct,

day = "13",

doi = "10.1007/978-3-319-91734-4_18",

language = "English",

isbn = "978-3-319-91733-7",

pages = "649--682",

editor = "Bhattacharyya, {Shuvra S.} and Deprettere, {Ed F.} and Rainer Leupers and Jarmo Takala",

booktitle = "Handbook of Signal Processing Systems",

publisher = "Springer International Publishing",

address = "United Kingdom",

edition = "3",

}

TY - CHAP

T1 - Programmable Architectures for Histogram of Oriented Gradients Processing

AU - Kelly, Colm

AU - Woods, Roger

AU - Amiri, Moslem

AU - Siddiqui, Fahad

AU - Rafferty, Karen

PY - 2018/10/13

Y1 - 2018/10/13

N2 - There is an increasing demand for high performance image processing platforms based on field programmable gate array (FPGA). The Histogram of Orientated Gradients (HOG) algorithm is a feature descriptor algorithm used in object detection for many security applications. The chapter examines the implementation of this key algorithm using an FPGA-based soft-core architecture approach. Firstly, the HOG algorithm is described and its performance profiled from a computation and bandwidth perspective. Then the IPPro soft-core processor architecture is introduced and a number of mapping strategies are covered. A HOG implementation is demonstrated on a Zynq platform, resulting in a design operating at 15.36 fps; this compares favorably with the performance and resources of hand-crafted VHDL code.

AB - There is an increasing demand for high performance image processing platforms based on field programmable gate array (FPGA). The Histogram of Orientated Gradients (HOG) algorithm is a feature descriptor algorithm used in object detection for many security applications. The chapter examines the implementation of this key algorithm using an FPGA-based soft-core architecture approach. Firstly, the HOG algorithm is described and its performance profiled from a computation and bandwidth perspective. Then the IPPro soft-core processor architecture is introduced and a number of mapping strategies are covered. A HOG implementation is demonstrated on a Zynq platform, resulting in a design operating at 15.36 fps; this compares favorably with the performance and resources of hand-crafted VHDL code.

UR - http://www.scopus.com/inward/record.url?scp=85063797266&partnerID=8YFLogxK

U2 - 10.1007/978-3-319-91734-4_18

DO - 10.1007/978-3-319-91734-4_18

M3 - Chapter

SN - 978-3-319-91733-7

SP - 649

EP - 682

BT - Handbook of Signal Processing Systems

A2 - Bhattacharyya, Shuvra S.

A2 - Deprettere, Ed F.

A2 - Leupers, Rainer

A2 - Takala, Jarmo

PB - Springer International Publishing

ER -

Programmable Architectures for Histogram of Oriented Gradients Processing

Abstract

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this