Performance enhancement defect tolerance in the cell matrix architecture

C. R. Saha, S. J. Bellis, A. Mathewson, E. M. Popovici

Research output: Chapter in Book/Report/Conference proceedingConference proceeding

3 Citations (Scopus)

Abstract

This research concentrates on the area of fault tolerant circuit implementation in a field programmable type architecture, In particular, an architecture called the Cell Matrix, presented as a fault tolerant alternative to field programmable gate arrays using their Supercell approach, is studied. Architectural constraints to implement fault tolerant circuit design in this architecture are discussed. Some modifications of its basic Structure, such as the integration of circuitry for error correction and scan path, to enhance fault tolerant circuits design are introduced and are compared to the Supercell approach.
Original languageEnglish
Title of host publication24th International Conference on Microelectronics, 2004
PublisherIEEE
Pages777-780
Number of pages4
Volume2
ISBN (Print)0-7803-8166-1
DOIs
Publication statusPublished - 19 Jun 2004
Event24th International Conference on Microelectronics - Nis, Serbia
Duration: 16 May 200419 May 2004
Conference number: 24

Conference

Conference24th International Conference on Microelectronics
Abbreviated titleMIEL 2004
CountrySerbia
CityNis
Period16/05/0419/05/04

Keywords

  • Fault tolerance
  • Circuit faults
  • Field programmable gate arrays
  • Circuit synthesis
  • Telecommunication computing
  • Redundancy
  • Fault tolerant systems
  • Table lookup
  • Microelectronics
  • Circuit testing
  • integrated circuit design
  • error correction
  • fault tolerance
  • CMOS digital integrated circuits
  • fault tolerant circuits design
  • performance enhancement defect tolerance
  • cell matrix architecture
  • fault tolerant circuit implementation
  • field programmable type architecture
  • Cell Matrix
  • Supercell approach
  • architectural constraints
  • scan path

Fingerprint Dive into the research topics of 'Performance enhancement defect tolerance in the cell matrix architecture'. Together they form a unique fingerprint.

  • Cite this

    Saha, C. R., Bellis, S. J., Mathewson, A., & Popovici, E. M. (2004). Performance enhancement defect tolerance in the cell matrix architecture. In 24th International Conference on Microelectronics, 2004 (Vol. 2, pp. 777-780). IEEE. https://doi.org/10.1109/ICMEL.2004.1314949