JPEG Image Compression Using Multiple Core Strategy in FPGA achieving High Peak Signal to Noise Ratios

Umar Anjum; Ahmed Hussain; Channa Babar Ali; Umer Afzal; Israr Hussain; Abdulfattah Noorwali; Syed Aziz Shah

doi:10.1109/icoten52080.2021.9493460

JPEG Image Compression Using Multiple Core Strategy in FPGA achieving High Peak Signal to Noise Ratios

Umar Anjum, Ahmed Hussain, Channa Babar Ali, Umer Afzal, Israr Hussain, Abdulfattah Noorwali, Syed Aziz Shah

Research output: Chapter in Book/Report/Conference proceeding › Conference proceeding › peer-review

3 Citations (Scopus)

Abstract

Field Programmable Gate Arrays are increasingly becoming an integral part of modern embedded system designs because of their ease of implementation, flexibility and unparalleled processing power capability. Taking into consideration these capabilities, a compression algorithm has been implemented on an FPGA (Xilinx Spartan 3A 3400 Kit) while the decompression part has been carried out on a Personal Computer (PC). The transmission between FPGA and PC has been done through Ethernet interfacing. Decompressor has been designed in MATLAB to decompress the data acquired through FPGA while the compression algorithm used is based on JPEG. Three different images have been considered for the test case purposes. Likewise, three resolutions of each image have been used for compression in FPGA and subsequent decompression using MATLAB in PC. Multiple cores strategy has been incorporated in the FPGA to speed up the compression process. The pictorial representation of each decompressed image viz-a-viz original image has been carried out. The Peak Signal to Noise Ratio (PSNR) and Mean Square Error (MSE) have been calculated for each set of resolution for comparing image compression quality. The graphical representation of Mean square Error for all resolutions of each image separately has been depicted.

Original language	English
Title of host publication	2021 International Congress of Advanced Technology and Engineering, ICOTEN 2021
Publisher	IEEE
Pages	1-6
Number of pages	6
ISBN (Electronic)	978-1-6654-1224-7
ISBN (Print)	978-1-6654-2966-5
DOIs	https://doi.org/10.1109/icoten52080.2021.9493460
Publication status	Published - 27 Jul 2021
Event	2021 International Congress of Advanced Technology and Engineering (ICOTEN) - Taiz, Yemen Duration: 4 Jul 2021 → 5 Jul 2021

Conference

Conference	2021 International Congress of Advanced Technology and Engineering (ICOTEN)
Country/Territory	Yemen
City	Taiz
Period	4/07/21 → 5/07/21

Keywords

Compression
Decompression
FPGA
JPEG
MATLAB
Xilinx

ASJC Scopus subject areas

Artificial Intelligence
Computer Networks and Communications
Computer Science Applications
Energy Engineering and Power Technology
Renewable Energy, Sustainability and the Environment
Electrical and Electronic Engineering
Safety, Risk, Reliability and Quality
Waste Management and Disposal

UN SDGs

This output contributes to the following UN Sustainable Development Goals (SDGs)

Access to Document

10.1109/icoten52080.2021.9493460

Cite this

Anjum, U, Hussain, A, Ali, CB, Afzal, U, Hussain, I, Noorwali, A & Shah, SA 2021, JPEG Image Compression Using Multiple Core Strategy in FPGA achieving High Peak Signal to Noise Ratios. in 2021 International Congress of Advanced Technology and Engineering, ICOTEN 2021. IEEE, pp. 1-6, 2021 International Congress of Advanced Technology and Engineering (ICOTEN), Taiz, Yemen, 4/07/21. https://doi.org/10.1109/icoten52080.2021.9493460

@inproceedings{a83d126917a341fca21ecf36caeacf5e,

title = "JPEG Image Compression Using Multiple Core Strategy in FPGA achieving High Peak Signal to Noise Ratios",

abstract = "Field Programmable Gate Arrays are increasingly becoming an integral part of modern embedded system designs because of their ease of implementation, flexibility and unparalleled processing power capability. Taking into consideration these capabilities, a compression algorithm has been implemented on an FPGA (Xilinx Spartan 3A 3400 Kit) while the decompression part has been carried out on a Personal Computer (PC). The transmission between FPGA and PC has been done through Ethernet interfacing. Decompressor has been designed in MATLAB to decompress the data acquired through FPGA while the compression algorithm used is based on JPEG. Three different images have been considered for the test case purposes. Likewise, three resolutions of each image have been used for compression in FPGA and subsequent decompression using MATLAB in PC. Multiple cores strategy has been incorporated in the FPGA to speed up the compression process. The pictorial representation of each decompressed image viz-a-viz original image has been carried out. The Peak Signal to Noise Ratio (PSNR) and Mean Square Error (MSE) have been calculated for each set of resolution for comparing image compression quality. The graphical representation of Mean square Error for all resolutions of each image separately has been depicted.",

keywords = "Compression, Decompression, FPGA, JPEG, MATLAB, Xilinx",

author = "Umar Anjum and Ahmed Hussain and Ali, {Channa Babar} and Umer Afzal and Israr Hussain and Abdulfattah Noorwali and Shah, {Syed Aziz}",

year = "2021",

month = jul,

day = "27",

doi = "10.1109/icoten52080.2021.9493460",

language = "English",

isbn = "978-1-6654-2966-5",

pages = "1--6",

booktitle = "2021 International Congress of Advanced Technology and Engineering, ICOTEN 2021",

publisher = "IEEE",

address = "United States",

note = "2021 International Congress of Advanced Technology and Engineering (ICOTEN) ; Conference date: 04-07-2021 Through 05-07-2021",

}

TY - GEN

T1 - JPEG Image Compression Using Multiple Core Strategy in FPGA achieving High Peak Signal to Noise Ratios

AU - Anjum, Umar

AU - Hussain, Ahmed

AU - Ali, Channa Babar

AU - Afzal, Umer

AU - Hussain, Israr

AU - Noorwali, Abdulfattah

AU - Shah, Syed Aziz

PY - 2021/7/27

Y1 - 2021/7/27

N2 - Field Programmable Gate Arrays are increasingly becoming an integral part of modern embedded system designs because of their ease of implementation, flexibility and unparalleled processing power capability. Taking into consideration these capabilities, a compression algorithm has been implemented on an FPGA (Xilinx Spartan 3A 3400 Kit) while the decompression part has been carried out on a Personal Computer (PC). The transmission between FPGA and PC has been done through Ethernet interfacing. Decompressor has been designed in MATLAB to decompress the data acquired through FPGA while the compression algorithm used is based on JPEG. Three different images have been considered for the test case purposes. Likewise, three resolutions of each image have been used for compression in FPGA and subsequent decompression using MATLAB in PC. Multiple cores strategy has been incorporated in the FPGA to speed up the compression process. The pictorial representation of each decompressed image viz-a-viz original image has been carried out. The Peak Signal to Noise Ratio (PSNR) and Mean Square Error (MSE) have been calculated for each set of resolution for comparing image compression quality. The graphical representation of Mean square Error for all resolutions of each image separately has been depicted.

AB - Field Programmable Gate Arrays are increasingly becoming an integral part of modern embedded system designs because of their ease of implementation, flexibility and unparalleled processing power capability. Taking into consideration these capabilities, a compression algorithm has been implemented on an FPGA (Xilinx Spartan 3A 3400 Kit) while the decompression part has been carried out on a Personal Computer (PC). The transmission between FPGA and PC has been done through Ethernet interfacing. Decompressor has been designed in MATLAB to decompress the data acquired through FPGA while the compression algorithm used is based on JPEG. Three different images have been considered for the test case purposes. Likewise, three resolutions of each image have been used for compression in FPGA and subsequent decompression using MATLAB in PC. Multiple cores strategy has been incorporated in the FPGA to speed up the compression process. The pictorial representation of each decompressed image viz-a-viz original image has been carried out. The Peak Signal to Noise Ratio (PSNR) and Mean Square Error (MSE) have been calculated for each set of resolution for comparing image compression quality. The graphical representation of Mean square Error for all resolutions of each image separately has been depicted.

KW - Compression

KW - Decompression

KW - FPGA

KW - JPEG

KW - MATLAB

KW - Xilinx

UR - http://www.scopus.com/inward/record.url?scp=85112354635&partnerID=8YFLogxK

U2 - 10.1109/icoten52080.2021.9493460

DO - 10.1109/icoten52080.2021.9493460

M3 - Conference proceeding

SN - 978-1-6654-2966-5

SP - 1

EP - 6

BT - 2021 International Congress of Advanced Technology and Engineering, ICOTEN 2021

PB - IEEE

T2 - 2021 International Congress of Advanced Technology and Engineering (ICOTEN)

Y2 - 4 July 2021 through 5 July 2021

ER -

JPEG Image Compression Using Multiple Core Strategy in FPGA achieving High Peak Signal to Noise Ratios

Abstract

Conference

Keywords

ASJC Scopus subject areas

UN SDGs

Access to Document

Other files and links

Fingerprint

Cite this