A Defects’ based model on the Barrier Height behaviour in 3C-SiC-on-Si Schottky Barrier Diodes

Anastasios Arvanitopoulos, Marina Antoniou, Mike Jennings, Samuel Perkins, Konstantinos N. Gyftakis, P.A. Mawby, Neophytos Lophitis

    Research output: Contribution to journalArticlepeer-review

    5 Citations (Scopus)
    164 Downloads (Pure)

    Abstract

    3C-Silicon Carbide (3C-SiC) Schottky Barrier Diodes on Silicon (Si) substrates (3C-SiC-on-Si) have been found to suffer of excessive sub-threshold current, despite the superior electrical properties of 3C-SiC. In turn, that is one of the factors deterring the commercialization of this technology. The forward Current-Voltage (I-V) characteristics in these devices carry considerable information about the material quality. In this context, an advanced Technology Computer Aided Design (TCAD) model is proposed and validated with measurements obtained from a fabricated and characterized Platinum/3C-SiC-on-Si Schottky Barrier Diode with scope to shed light in the physical carrier transport mechanisms, the impact of traps and their characteristics on the actual device performance. The model includes defects originating from both the Schottky contact and the hetero-interface of 3C-SiC with Si, which allows the investigation of their impact on the magnification of the sub-threshold current. Further, the simulation results and measured data allowed for the identification of additional distributions of interfacial states, the effect of which is linked to the observed non-uniformities of the Barrier Height value. A comprehensive characterization of the defects affecting the carrier transport mechanisms of the investigated 3C-SiC-on-Si power diode is thus achieved and the proposed TCAD model is able to accurately predict the device current both during forward and reverse bias conditions.
    Original languageEnglish
    Pages (from-to)54 - 65
    Number of pages12
    JournalIEEE Journal of Emerging and Selected Topics in Power Electronics
    Volume8
    Issue number1
    Early online date20 Sept 2019
    DOIs
    Publication statusPublished - 20 Sept 2019

    Bibliographical note

    © 2019 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.

    Keywords

    • Schottky barriers
    • Silicon carbide
    • Silicon
    • Electron traps
    • Schottky diodes
    • Power electronics

    Fingerprint

    Dive into the research topics of 'A Defects’ based model on the Barrier Height behaviour in 3C-SiC-on-Si Schottky Barrier Diodes'. Together they form a unique fingerprint.

    Cite this